|
本帖最后由 银杏大道南 于 2022-11-19 23:20 编辑 & E3 h+ r/ d& u6 m! _3 T
! \# H# B3 k0 m7 I) I
) k5 c' z \+ W* ~* M: `
" V1 r0 G) Z) T& I2 |2023芯片奥林匹克ISSCC放榜:
+ Z3 o3 {: ]# M# K6 ?清华+13、北大+6、电子科大+5、东南大学+3、复旦+3、浙大+3、等' L( _ h m# z6 n4 \( v6 r" }
(发新帖需审核,补充旧贴)- U# ]' o, M+ `, \
----------------------------
% Y) J5 A3 ?. O- g国内过去三年(2022-07-02)对JSSC贡献进入世界前100名高校情况如下:9 H6 a! R& M- H: G- L
1. 清华大学,35篇,排名90 R/ E% ~" b* w2 q& p( P% s
(澳门大学,31篇,并列12)% U7 Q, q% z) V! E2 v
2. 电子科技大学,22篇,排名209 M6 \. K% ^/ d( b7 Y
(香港科技大学,19篇,排名24)9 c" z3 o- D4 Y% \; P# S4 D1 w$ \5 ?
3. 复旦大学,14篇,并列33
( H \! o5 D4 U: \& C4. 浙江大学/东南大学,均是13篇,并列38
1 H$ t3 {) ?3 P' b7 t k6. 中国科学院,11篇,并列45. Z8 R% J2 @( V( U$ o2 I; U
7. 北京大学,8篇,并列56
$ X/ N- `" H, L8. 西安电子科技大学,6篇,并列69
9 v3 g% D8 Z9 M: K5 Q(香港城市大学,4篇,并列94)3 W% Y4 r; F. y7 f. \ [
9. 上海交通大学,4篇,并列94$ ?/ Y5 k' B( B0 J0 V
' p, |$ Z9 ]* rISSCC1 P! q" U3 F1 ~' f5 u2 L4 }7 P
2018年:复旦大学2篇、北京大学1篇、电子科大1篇;
' Y, L z- Y! Q) [: a2019年:复旦大学有3篇,清华大学2篇,上海交大、东南大学分别有1篇;
- t* A. a' a' A8 r" ^9 H* l2020年:清华大学5篇,电子科大3篇,北大、东南大学、西安交大、天津大学、复旦大学、上海交大各有1篇;
1 b b3 K4 U6 q3 [) o" `% ?1 A! u2021年:清华大学6篇,北大4篇,电子科大3篇,浙大2篇,东南大学、中科大各一篇
, x- ~9 {& n y合计排名:/ D% `, s/ Z0 v) Y/ B! n- Z
1.清华。13篇
% {' n! i& ~* ]2 |9 V2.电子科大。7篇
. ?, |# ~" j' i2 f$ F3.北大\复旦。6篇
: ^, ?. U; U; a3 n) K3 G Q4.东南大学。3篇" h: ]3 w/ Y4 t' K j. Z
5.上海交大\浙大。2篇! @) `% D' u4 |
6.西安交大\中科大\天津大学。1篇7 b# m2 ^# f1 w/ u& U
' Q2 L0 d M3 X! b
6 n9 Y4 h& }+ j, f7 ?: t电子科大集成电路设计中青年师资统计 }1 _! n: X9 l5 d7 f; ~' d7 j
1.康凯,杰青,1979年出生
- d$ d ^. N; Y研究方向为应用于5G通信和相控阵雷达的射频及毫米波集成电路。5 W: U% S9 Y' \- y" m' d
[1]2010年9月,微电子与集成电路领域顶级国际期刊IEEE JOURNAL OF SOLID-STATE CIRCUITS(JSSC)上登载了电子科技大学电工学院康凯教授的论文《A 60-GHz OOK Receiver With an On-Chip Antenna in 90 nm CMOS》,这是电子科技大学首次以第一作者单位在JSSC上发表论文。
% i, e7 K D5 J5 h4 s[2]2017-10-13我校电子工程学院康凯教授团队在集成电路领域国际顶级期刊IEEE Journal of Solid-State Circuits上发表了题为“A 54.4-to-90 GHz Low-Noise Amplifier in 65 nm CMOS”(一款54.4~90 GHz的超宽带硅基低噪声放大器设计)的研究论文。电子工程学院康凯教授团队余益明博士为论文第一作者,其导师康凯教授为通讯作者,电子科技大学电子工程学院为唯一署名单位。这是我校博士生首次在该期刊上发表研究论文,且该工作全部在电子科技大学完成。
* V* \% A, t2 A0 q# Q( F, }$ C[3]2013-11-28我校电工学院暨电磁研究所郭开喆同学(导师:康凯教授)的论文“A 60-GHz 21dBm Power Amplifier with a Fully Symmetrical 8-Way Transformer Power Combiner in 90nm CMOS”成功入选2014年国际固态电路会议ISSCC “学生科研前瞻”单元。
1 s4 O0 Y+ A$ p# G& O[4]2018-04-13张净植的相关论文在业界顶尖的“国际固态电路会议(ISSCC)”上被发表,据了解,该论文是中国大陆地区发表在该会议上的首篇有关毫米波集成电路设计的论文,张净植提出的“基于强耦合变压器的电流提升技术”,可以“用一款芯片将全球多个频段全部覆盖,让‘全球通’变成可能。”。9 j7 w0 r' ?* c! l |! @* P: M
" g7 P6 W a' U+ m' y4 {
2.李qiang, q/ f9 H; N( |+ r
主要研究方向为模拟与混合信号集成电路设计。
2 ~% A- A! P$ p# f4 Q5 k* H[1]Pengfei Zhai, Zheng Zhu, Xiong Zhou, Yan Cai, Fan Zhang, Qiang Li, "An on-chip power-supply noise analyzer with compressed sensing and enhanced quantization," IEEE Journal of Solid-State Circuits (JSSC), Jan. 2022., F. ^) U$ V ?+ M
[2]Sanfeng Zhang, Xiong Zhou, Chen Gao, Qiang Li, “A 130-dB CMRR instrumentation amplifier with common-mode replication,” IEEE Journal of Solid-State Circuits (JSSC), Jan. 2022.. A/ N7 \+ q3 y. t) k- E. w
[3]Xin Si, Y.-N. Tu, W.-H. Huang, J.-W. Su, P.-J. Lu, J.-H. Wang, T.-W. Liu, S.-Y. Wu, R. Liu, Y.-C. Chou, Y.-L. Chung, W. Shih, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, N.-C. Lien, W.-C. Shih, Y. He, Qiang Li, Meng-Fan Chang, “A local computing cell and 6T SRAM-based computing-in-memory macro with 8-b MAC operation for edge AI chips,” IEEE Journal of Solid-State Circuits (JSSC), Sep. 2021.; ~: d- C0 m! D* g3 Q: x; j) A) ?
[4]Ruiqi Guo, Zhiheng Yue, Xin Si, T. Hu, H. Li, L. Tang, Y. Wang, L. Liu, Meng-Fan Chang, Qiang Li, Shaojun Wei, Shouyi Yin, “A 5.99-to-691.1 TOPS/W tensor-train in-memory-computing processor using bit-level-sparsity-based optimization and variable-precision quantization,” International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2021.* o0 ~4 b) {3 Q0 k! L
[5]Sanfeng Zhang, Xiong Zhou, Chen Gao, Qiang Li, “An AC-coupled instrumentation amplifier achieving 110-dB CMRR at 50 Hz with chopped pseudoresistors and successive-approximation based capacitor trimming,” IEEE Journal of Solid-State Circuits (JSSC), Jan. 2021.
4 i1 I, ^1 a2 L2 t1 V: w5 C/ f6 H( K[6]Zheng Zhu, Xiong Zhou, Yuheng Du, Yao Feng, Qiang Li, "A 14-bit 4-MS/s VCO-based SAR ADC with deep metastability facilitated mismatch calibration," IEEE Journal of Solid-State Circuits (JSSC), Jun. 2020.
+ @+ B4 _6 f* i: m7 O[7]Sanfeng Zhang, Chen Gao, Xiong Zhou, Qiang Li, “A 130dB CMRR instrumentation amplifier with common-mode replication,” International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2020. F( M7 s, y7 P& q0 t$ |0 P
[8]Pengfei Zhai, Xiong Zhou, Yan Cai, Zheng Zhu, Fan Zhang, Qiang Li, “A scalable 20GHz on-die power supply noise analyzer with compressed sensing,” International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2020. (ISSCC STGA Award)! Y7 {- ^: m( h: l4 M' K" a
[9]Xin Si, Y.-N. Tu, W.-H. Huang, J.-W. Su, P.-J. Lu, J.-H. Wang, T.-W. Liu, S.-Y. Wu, R. Liu, Y.-C. Chou, Z. Zhang, S.-H. Sie, W.-C. Wei, Y.-C. Lo, T.-H. Wen, T.-H. Hsu, Y.-K. Chen, W. Shih, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, N.-C. Lien, W.-C. Shih, Y. He, Qiang Li, Meng-Fan Chang, “A 28nm 64Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips,” International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2020.
5 E" h& i8 F- p' y9 u" w! T[10]Xin Si, J.-J. Chen, Y.-N. Tu, W.-H. Huang, J.-H. Wang, Y.-C. Chiu, W.-C. Wei, S.-Y. Wu, X. Sun, R. Liu, S. Yu, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, Qiang Li, Meng-Fan Chang, “A twin-8T SRAM computation-in-memory unit-macro for multibit CNN-based AI edge processors,” IEEE Journal of Solid-State Circuits (JSSC), Jan. 2020.
0 y7 Z6 D# \1 E, L5 v9 U[11]Lishan Lv, Xiong Zhou, Zhiliang Qiao, Qiang Li, "Inverter-based subthreshold amplifier techniques and their application in 0.3V ΔƩ-modulators," IEEE Journal of Solid-State Circuits (JSSC), May 2019.
4 g, D2 S4 |( i[12]Zhaoming Ding, Xiong Zhou, Qiang Li, "A 0.5–1.1V adaptive bypassing SAR ADC utilizing the oscillation-cycle information of a VCO-based comparator," IEEE Journal of Solid-State Circuits (JSSC), Apr. 2019. (VLSI invited submission)! k' R/ i" I& w8 x5 y7 {
[13]Xin Si, Jia-Jing Chen, Y.-N. Tu, W.-H. Huang, J.-H. Wang, W.-C. Wei, S.-Y. Wu, X. Sun, R. Liu, S. Yu, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, Qiang Li, Meng-Fan Chang, “A twin-8T SRAM computation-in-memory macro for multiple-bit CNN based machine learning,” International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2019.
. j' t8 y5 d- E! S. P; Y[14]Lishan Lv, Ankesh Jain, Xiong Zhou, Joachim Becker, Qiang Li, Maurits Ortmanns, "A 0.4V Gm-C proportional-integrator-based continuous-time ΔƩ modulator with 50kHz BW and 74.4dB SNDR," IEEE Journal of Solid-State Circuits (JSSC), Nov. 2018.3 m0 k: U' p4 K7 ~# S5 c0 B C- z
[15]Xiaofei Ma, Yan Lu, R. Martins, Qiang Li, "A 0.4V 430nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28nm CMOS," International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2018. (ISSCC STGA Award)2 v/ [& H4 }; X* ^" z n
[16]W.-S. Khwa, J.-J. Chen, J.-F. Li, Xin Si, E.-Y. Yang, X. Sun, R. Liu, P.-Y. Chen, Qiang Li, S. Yu, Meng-Fan Chang, “A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors,” International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2018. Q$ f! Z! n2 d
: k. d- E; m5 p3 y; U3.罗讯
9 b, D# P# r) Q* r( \1 N3 O4 s, s本科电子科大,直博电子科大
7 T: g# J* E* l1 a[1]B. Yang, H. Qian, T. Wang, and X. Luo, “A CMOS wideband watt-level 4096-QAM digital power amplifier using reconfigurable power combining transformer,” IEEE J. Solid-State Circuits (JSSC), early access, 2022.
: ?% _' V: [) k7 ~[2]Z. Deng, H. Qian, and X. Luo, “A reflectionless receiver with absorptive IF amplifier and dual-path noise-cancelling LNA,” IEEE J. Solid-State Circuits (JSSC), vol. 37, no. 8, pp. 2309–2319, Aug. 2022.
) }" Z9 A# }- G[3]Y. Shu, H. Qian, X. Gao, and X. Luo, “A low phase noise and high FoM distributed-swing-boosting multi-core oscillator using harmonic-impedance-expanding technique,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 12, pp. 3728–3739, Dec. 2021.. V& {- h) t O* o4 y; b/ i! }
[4]B. Yang, H. Qian, and X. Luo, “Quadrature switched/floated capacitor power amplifier with reconfigurable self-coupling canceling transformer for deep back-off efficiency enhancement,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 12, pp. 3715–3727, Dec. 2021.
/ Y8 H5 ]- E$ T. Q9 m0 Q[5]H. Qian, J. Zhou, B. Yang, and X. Luo, “A 4-element digital modulated polar phased-array transmitter with phase modulation phase-shifting,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 11, pp. 3331–3347, Nov. 2021.
9 C4 J. z$ B! U+ e, m[6]Z. Deng, J. Zhou, H. Qian, and X. Luo, “A 22.9-38.2-GHz dual-path noise-canceling LNA with 2.65-4.62-dB NF in 28-nm CMOS,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 11, pp. 3348–3359, Nov. 2021. (IEEE JSSC Popular Ranking No.4, Nov. 2021)! `0 h& B5 k' O2 }' C. o c
[7]Y. Shu, H. Qian, and X. Luo, “A 2-D mode-switching quad-core oscillator using E-M mixed-coupling resonance boosting,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 6, pp. 1711–1721, Jun. 2021.; n9 O) X3 M, z4 Z+ \" c- |
[8]H. Qian, B. Yang, J. Zhou, H. Xu, and X. Luo, “A quadrature digital power amplifier with hybrid Doherty and impedance boosting for complex domain power back-off efficiency enhancement,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 5, pp. 1487–1501, May 2021. (IEEE JSSC Popular Ranking No.10, May 2021)1 A' o$ Q) k2 n3 Z/ }# H
[9]H. Qian, Y. Shu, J. Zhou, and X. Luo, “A 20–32-GHz quadrature digital transmitter using synthesized impedance variation compensation,” IEEE J. Solid-State Circuits (JSSC), vol. 55, no. 5, pp. 1297–1309, May 2020.
+ e: A" t/ A$ c[10]B. Yang, H. Qian, and X. Luo, “A watt-level quadraqure switched/floated-capacitor power amplifer with back-off efficiency enhancement in complex domain using reconfigurable self-coupling cancelling transformer,” in IEEE ISSCC, Virtual, Feb. 2021.
0 _* u% M, S; P L" b/ p U[11]Y. Shu, H. Qian, X. Gao, and X. Luo, “A 3.09-to-4.04GHz distributed-boosting and harmonic-impedance-expanding multi-core oscillator with -138.9dBc/Hz at 1MHz offset and 195.1dBc/Hz FoM,” in IEEE ISSCC, Virtual, Feb. 2021. (ISSCC2021 RF Session Highlight)* ~5 ?* w) Q& N2 P
[12]Y. Shu, H. Qian, and X. Luo, “A 18.6-to-40.1GHz 201.7dBc/Hz FoMT multi-core oscillator using E-M mixed-coupling resonance boosting,” in IEEE ISSCC, San Franscisco, CA, USA, Feb. 2020.$ j- }( `' M8 G% Y4 { p* m
5 }& A. F! W" H# Z
4.刘佳欣
6 E3 D4 E9 C, S5 [1 U2 n$ w本科毕业于山东大学,硕博毕业于电子科技大学,美国德州大学奥斯汀分校联合培养博士生,清华大学博士后。
# L; |& c% D: n& ]主要研究方向为模拟与混合信号集成电路设计,尤其是模数转换器(ADC)芯片的设计。
# v# u/ z% x) o% w7 H5 b- y! g* n代表性论文' S% K. ?* `1 Y' g. z: Y
[1]Jiaxin Liu, Xing Wang, Zijie Gao, Mingtao Zhan, Xiyuan Tang and Nan Sun, “A 90-dB-SNDR Calibration-Free Fully Passive Noise-Shaping SAR ADC With 4x Passive Gain and Second-Order DAC Mismatch Error Shaping”, IEEE Journal of Solid-State Circuits (JSSC), 2021.' g/ ^% f4 F+ ~6 n$ L/ ?. m, J
[2]Jiaxin Liu, Xiyuan Tang, Wenda Zhao, Linxiao Shen, and Nan Sun, “A 13-bit 0.005mm^2 40-MS/s SAR ADC with kT/C Noise Cancellation”, IEEE Journal of Solid-State Circuits (JSSC), 2020. (ISSCC invited submission)7 L' ]. t+ v8 z5 ^
[3]Jiaxin Liu, Shaolan Li, Wenjuan Guo, Guangjun Wen, and Nan Sun, “A 0.029-mm^2 17-fJ/Conversion-Step Third-Order CT ΔΣ ADC With a Single OTA and Second-Order Noise-Shaping SAR Quantizer”, IEEE Journal of Solid-State Circuits (JSSC), 2019.+ @( n+ T& r! v1 J" w- l% E
[4]Jiaxin Liu, Dengquan Li, Yi Zhong, Xiyuan Tang, Nan Sun, “A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering,” IEEE International Solid-State Circuits Conference (ISSCC), 2021.
8 a/ N( Q, H5 ^, Q* g2 M[5]Jiaxin Liu, Xiyuan Tang, Wenda Zhao, Linxiao Shen, and Nan Sun, “A 13b 0.005mm^2 40MS/s SAR ADC with kT/C Noise Cancellation”, IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2020.
4 ]0 `, Q; N( k @2 ?% }[6]Jiaxin Liu, Xing Wang, Zijie Gao, Mingtao Zhan, Xiyuan Tang, and Nan Sun, “A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4× Passive Gain and 2nd-order Mismatch Error Shaping,” IEEE International Solid-State Circuits Conference (ISSCC). 2020.
5 \0 e0 v3 e9 o6 D
( c# v7 x" w1 X; ]: [& u3 U, R5.周军# g4 E z. k4 J1 v
本科电子科大,博士英国纽斯卡尔大学7 e* B4 b' y) l& b/ m/ y
在芯片领域奥林匹克会议ISSCC 2021上,信息与通信工程学院周军教授团队宣读了团队在人工智能芯片领域的最新工作BioAIP:A Reconfigurable Biomedical AI Processor with Adaptive Learning for Versatile Intelligent Health Monitoring。该论文是电子科技大学在人工智能芯片领域的第一篇ISSCC顶会论文。电子科技大学为该论文唯一单位,周军教授指导的博士生刘嘉豪为第一作者,周军教授为通讯作者,芯片设计团队共包含12位成员,芯片的前后端设计工作均在团队内完成。$ l _2 O8 g0 w5 D( f1 `3 r' P
$ V2 l2 Y5 P! }) g' @. X+ G6.王政 N, B) o# w, e! O: g
清华本硕,加州大学欧文分校博士
6 o. W! J! {( @# [1 }0 ~6 e% N+ ?电子科学与工程学院王政教授团队在具有“芯片奥林匹克”之称的IEEE国际固态电路会议(ISSCC 2022)上发表了其团队在高性能锁相环频率综合器领域的突破性研究成果A 25.8GHz Integer-N PLL with Time-Amplifying Phase-Frequency Detector Achieving 60fsrms Jitter, -252.8dB FoMJ, and Robust Lock Acquisition Performance。该项技术打破了传统电荷泵设计中噪声-功耗的折衷关系,将电荷泵锁相环的性能优值(Figure-of-merit, FoM)推进到了-250dB以下(-252.8dB)。电子科技大学为该论文唯一单位,王政教授指导的博士生耿新林为第一作者,王政教授为通讯作者。$ M/ b H+ o3 t. b8 Q' D
! G! l3 [7 Q1 j3 U" F' q
7.唐鹤
3 ]* L! i6 w# s5 d: ?7 s. i电子科大本, 硕士,伊州理工大学。 博士,加州大学河滨分校。- k x+ t* J; B7 J+ U
我校电子科学与工程学院唐鹤教授团队在《IEEE Journal of Solid-State Circuits》(JSSC)上发表了题为“A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting”的研究论文。唐鹤教授团队的庄浩宇老师为论文第一作者,电子科学与工程学院为第一单位,合作方为美国德州大学奥斯汀分校的孙楠教授。
( {6 f) R3 I; j( Z" e. ~/ |$ H
; h4 A& ]7 M9 t0 B6 z8.王成,$ r7 u7 O+ _2 v
2008年本科毕业于清华大学工程物理系,2011年硕士毕业于中国工程物理研究院研究生部,2020年博士毕业于美国麻省理工学院电气工程与计算机科学系(EECS)。2011年~2015年,担任中国工程物理研究院电子工程研究所助理研究员。2019年-2021年,担任美国亚德诺半导体研究科学家。2021年2月,加入电子科技大学电子科学与工程学院(示范性微电子学院)。
j/ p- W1 W4 s& J- C: }所提出的芯片级分子时钟作为封面文章发表于2018年7月的Nature子刊Nature Electronics,并被MIT新闻等媒体报道。在有着集成电路领域国际奥林匹克之称的国际固态电路会议(ISSCC)上发表3篇论文,在领域旗舰刊物IEEE固态电路杂志(JSSC)发表6篇论文。
& W& N$ B! ~5 }9 u+ ]9 ?
6 i, h( F( r5 a& s& V! n# B9.文光俊2 C" b, \( c' n V
我校信息与通信工程学院文光俊教授团队与美国德州大学奥斯汀分校孙楠教授团队合作,在集成电路领域国际旗舰期刊IEEE Journal of Solid-State Circuits上发表了题为“A 0.029-mm² 17-fJ/Conversion-Step Third-Order CT ΔΣ ADC With a Single OTA and Second-Order Noise-Shaping SAR Quantizer”(一款基于单OTA和二阶噪声整形SAR量化器的0.029mm²每步转换能耗17飞焦耳的三阶连续时间ΔΣ模数转换器)的研究论文。文光俊教授指导的博士研究生刘佳欣为论文第一作者,电子科技大学信息与通信工程学院为第一作者单位。据悉,这是文光俊教授团队第二次在该期刊上发表研究论文。
# n* D0 D* n+ k6 J+ Q$ q4 P& R3 C. j! q b* c
1 f8 @% B4 @0 R+ d % x% d, A6 }& Z/ d* }3 C# L! E
( T: i1 f- t" d
9 t; `/ X' H$ ~ o# M$ A' }
' ~0 q& i6 Q1 W |
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?立即注册
x
|